


~~RADIATION GENERATION~~
SYSTEM



NOTE: THIS DWG. S/B
ENHANCED AS PER,
EG. 6, 055, 295





FIG. 1

FIG. 2 (prior ART)






FIG. 3

FIG. 4
(prior art)








FIG. 5
(prior A2)



FLAT PANEL DETECTOR







CARDIAC/SURGICAL DIGITAL X-RAY PANEL

FIG. 8
(PRIOR ART)






FIG. 9
(PRIOR ART)

DETECTOR CONTROL BOARD

FIG. 10
(prior art)







RADIOGRAPHY DIGITAL X-RAY PANEL

FIG. 11
(PRIOR ART)

FLAT PANEL
DETECTOR




FIBER CHANNEL INTERFACE DFN 304 (prior ALT)



MAMOGRAPHY DIGITAL X-RAY PANEL

FIG. 13
(PRIOR ART)







FIG. 15



Software system for real time radioscopic imaging





FIG. 17

FRAME BUFFER MEMORY



<u>Panel Setup</u>	<u>Real Time</u>	<u>(fm/sec)</u>	<u>length</u>	<u>Latency</u>	<u>memory</u>	<u>offset</u>	<u>gbr</u>
Single Frame	Post Process	-	-	< 5 frames	" host	" none	y
Single Frame	Post Process	-	-	Delay ~.1 sec Delay ~.2 sec	"	"	y
Real Time	Real Time	R	Unlimited	< 5 frames	host	" none	
Real Time	Real Time	R - X	Unlimited	< 5 frames	"	"	
Real Time	Real Time	R - Y	Unlimited	< 5 frames	"	"	

FIG. 19

<u>Modality</u>	<u>image size</u>	<u>Frames Stored host memory</u>
Cardiac	1024 x 1024	200
Rad	2048 x 2048	50
Mammo	2304 x 2048	44

FIG. 20





FIG. 21



22
FIG. [REDACTED]




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27

DFN CONTROL UNIT






FIG. 30



FITC. 29






FIG. ~~31~~ 31




FIG. ~~32~~ 32




FIG. ~~33~~ 33

334

A1	B1
C1	
D1	
D2	
C2	
B2	
A2	

FIG. 35

334

A1
A2

FIG. 34

334

A
B
C
D
E
F
G
H

FIG. 36




FIG. 37




FIG. 38

IMAGE DETECTION INTERFACE




FIG. [REDACTED]
39




FIG. [REDACTED]
40






FIG. [REDACTED]
41








FIG. [REDACTED] 44






FIG. 3945

IMAGE DETECTION INTERFACE

COMPUTER COMMUNICATION INTERFACE





Mapping of 16 MByte PCI Address Space

FIG. 47




FIG. 48




FIG. 49

Event Mnemonic	Event (showing size of arguments)	Op Code (hex)	Data (bytes)	Total (bytes)
Endq	Endq	14	0	1
Delay (T)	Delay (0xff ff ff ff)	10	4	5
Send (command, value)	Send (0xff ff ff ff, 0xff ff ff ff)	04	8	9
LoopKN (K, N)	LoopKN (0xff ff, 0xff)	0C	3	4
LoopKF (K, F)	LoopKF (0xff ff, 0xff ff ff)	0D	5	6
Wait (F)	Wait (0xff ff ff)	09	3	4
Flag (F)	Flag (0xff ff ff)	08	3	4

FIG. 50





FIG. 51

Error Mnemonic	Description of Error
FC_TIMEOUT	Timeout expired with no ACK detected
FC_BAD_ACK	ACK did not match transmitted command
FC_EXTRA_ACK	Unexpected ACK received
FC_EXTRA_CMD	New Send event while waiting for ACK from previous Send
SIG_DETN	No input signal power on Fibre Channel (cable disconnected?)
RXERROR	Fibre Channel receiver detected bad data (defective chipset?)
WRDSYNCN	Fibre Channel Data link unsynchronized
CRXS(1)	Bad Received CRC detected (Fiber-optic cable problem?)
CRXS(3) and CRXS(2)	Bad order in link state machine (defective chipset?)


← 672

FIG. [REDACTED] S2




→ 680

FIG. [REDACTED] S3



→ 684

FIG. [REDACTED] S4



→ 686

LOOP KF

FIG. [REDACTED] S5




FIG. [REDACTED] 56




FIG. [REDACTED] 57




FIG. [REDACTED] 58




FIG. [REDACTED] 59

E11	EndQ
E10	Delay 125 ms
E9	Send Im Request
E8	Delay 500 ms
E7	Flag RT2
E6	Delay 50 ms
E5	Delay 125 ms
E4	Send Im Request
E3	Delay 300 ms
E2	Loop 2, RT1
E1	Send Scrub
E0	Delay 300 ms

Event Queue

700

FIG. [REDACTED] 60

702




FIG. [REDACTED] 61




FIG. [REDACTED] 62




FIG. [REDACTED] 63

```

sequence_begin ();

#define qv defaults:
%qv1 =('delay_qv' => 5000);

# call frame with qv's
frame_type1 (NULL, \%qv1, 1);

sequence_end ();

```

FIG. 64

```

sub frame
{
    $QVf = 'frame';

    %qv = ('delay_qv' => [10000]);
    %qp = ();

    compile_init(@_, \%qp, \%qv, $QVf);

    Delay('delay_qv');

    compile_finit();
}

```

FIG. 65

```

pDFN->DFNChangeQueueVariable
(
    (char *)SymName,           // variable name
    (char *)sndBuf,            // new value
    BufSize,                  // num bytes to write
    (ULONG *)&debug          // developer info
);

```

FIG. 66

User Application

```

// load and run the event sequence
pDFN->DFNBeginSequenceNoMappingNoLog
    (snum, "d:\\HF.bin");

// assign data to be passed
sndBuf = 25000;

// change the queue variable
pDFN->DFNChangeQueueVariable
(
    (char *)SymName,           // variable name
    (char *)sndBuf,            // new value
    (ULONG)sizeof sndBuf,     // num bytes to write
    (ULONG *)&debug          // developer info
);

```

FIG. 67

Perl Script

```

sub frame_type1
{
    $HFFrm = 'frame_type1';

    %qv = ('delay_qv' => [20000] );
    %qp = ();

    $image_cmd = [0x800000,0x0];

    compile_init(@_, \%qp, \%qv, $HFFrm);

    Send($image_cmd);
    Delay('delay_qv');
    LoopKF(2,0xAFF01);


    compile_finit();
}

```


FIG. 68

image detection subsystem

337 → *Addressor* → 112



337



338

High Res

Tester Virtual
Address Space

362

Physical
Computer
Memory


HOST
COMPUTER

Monitor

114



FIG. 69

44



Constant Memory Format

FIG. [REDACTED]
[REDACTED]
[REDACTED]
70






FIG. [REDACTED] 66
73